UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/647,901	08/25/2003	Yoshihito Osari	· CANO:083	2337
ROSSI & ASS	7590 07/05/200 OCIATES	EXAMINER		
P.O. Box 826			MILIA, MARK R	
Ashburn, VA 20146-0826			ART UNIT	PAPER NUMBER
			2625	
			MAIL DATE	DELIVERY MODE
			07/05/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application No.	Applicant(s)	
		10/825,426	LEE ET AL.	
	Office Action Summary	Examiner	Art Unit	
		DANIEL TSEGAYE	2629	
Period fo	The MAILING DATE of this communication app	ears on the cover sheet with the	correspondence address	
A SH WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DA nsions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Deperiod for reply is specified above, the maximum statutory period v ree to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tinuity will apply and will expire SIX (6) MONTHS from the application to become AB ANDONE	N. mely filed the mailing date of this communication. ED (35 U.S.C. § 133).	
Status			,	
,	Responsive to communication(s) filed on <u>APR</u> . This action is FINAL . 2b) This Since this application is in condition for allower closed in accordance with the practice under E	action is non-final.		
Disposit	ion of Claims			
5)□ 6)⊠ 7)□ 8)□	Claim(s) 1-7 is/are pending in the application. 4a) Of the above claim(s) 8-31 is/are withdrawr Claim(s) is/are allowed. Claim(s) 1-7 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or ion Papers			
10)⊠	The specification is objected to by the Examine The drawing(s) filed on <u>16 April 2004</u> is/are: a) Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex	☑ accepted or b)☐ objected to drawing(s) be held in abeyance. Se ion is required if the drawing(s) is ob	e 37 CFR 1.85(a). vjected to. See 37 CFR 1.121(d).	
Priority ι	under 35 U.S.C. § 119			
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 				
2) Notic 3) Infori	et(s) se of References Cited (PTO-892) se of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO/SB/08) sr No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	ate	

Application/Control Number: 10/825,426 Page 2

Art Unit: 2629

DETAILED ACTION

Election/Restrictions

1. Applicant's election with traverse of Fig. 10 in the reply filed on 4/16/2004 is acknowledged. The traversal is on the ground(s) that the restriction requirement should be withdrawn and claims 1-31 should be concurrently examined. This is not found persuasive because the numbers of claims are directed to the distinct species of Fig. 10. For example, claims 8 and 14 recite the limitations "a plurality of built in switches" which does not cover in Fig. 5. Thus claim 8-31 is withdrawn from the consideration as applicant made the election.

The requirement is still deemed proper and is therefore made FINAL.

Claim Objections

2. Claims 1-7 objected to because of the following informalities: The use of parentheses in claims 1-2 are improper since the parentheses are used only for the reference character (MPEP 603(M))

The number "5" in claim 4 is misplaced. Appropriate correction is required.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- Claims 1-3 are rejected under 35 U.S.C. 102(b) as being anticipated by Komiya
 (U.S Pub #2002/0158587).

Art Unit: 2629

As to claim 1, Komiya (Fig. 5) disclose an electro-luminescence (EL) display, include: a plurality of drive voltage supply lines (e.g., plurality power lines connected to each of pixel in vertical direction from power source PVDD);

a plurality of compensation voltage supply lines (e.g., lines connect to VEE);

EL cells (EL) at each crossing of a plurality of data lines and a plurality of gate lines in a matrix (see Fig. 5), wherein the EL cells emit light in response to currents applied from the drive voltage supply lines (e.g., when TFT2 is on, an electrical current flows from source PVDD into EL; see [0034]).

driving thin film transistors (TFT2) connected between the EL cells and compensation voltage supply lines that control the current applied to the EL cells; and a bias switch (e.g., TFT3), connected between the N-1th compensation voltage supply line (e.g., first VEE line) and a control terminal of the driving TFT (e.g., TFT2) connected to the Nth compensation voltage (e.g., VEE line of second row), that applies a bias voltage to the driving TFT (e.g., TFT2) when a scan pulse is supplied to the N-1th gate line (e.g., gate line 1, see Fig. 5).

As to claim 2, Komiya teaches a switching thin film transistor (TFT1), connected to the gate line (e.g., gate line 1), the data line (e.g., data line 1) and the control terminal of the driving TFT (e.g., TFT4); and

a storage capacitor connected between the compensation voltage supply line (e.g., VEE line) and the control terminal of the driving TFT (e.g., TFT 2).

As to claim 3, Komiya teaches wherein the bias switch (TFT3) includes a control terminal connected to the N-1th gate line (e.g., gate line 1);

Art Unit: 2629

a first input terminal connected to the N-1th compensation voltage supply line (e.g., the first top VEE); and

a second input terminal connected to the control terminal of the driving TFT that is connected to the Nth compensation voltage supply line (e.g., the second VEE between Discharge gate line 2 and gate line 2).

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 4-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over ... Komiya, in view of Morosawa (U.S Pub #2006/0139251).

As to claim 4, note the discussion claim 1 above, Komiya teaches plurality of compensation voltage supply lines. Komiya do not teaches a compensation voltage generator that generates a compensation voltage with a high state; and

a shift register that sequentially shifts the compensation voltage with a high state to supply the compensation voltage. Morosawa teaches a voltage generator (140) that generates a voltage with a high state (see [0130]); and

a shift register (131b) that sequentially shifts the compensation voltage with a high state (see [0130]).

Art Unit: 2629

Therefore, it would have been obvious to one of ordinary skill in the art at time the invention was made to have provided with a voltage generator that generates a compensation voltage with a high state; and a shift register that sequentially shifts the voltage with a high state to supply the voltage as taught by Morosawa to the compensation voltage lines of the organic el pixel circuit of Komiya because the shift register of Morosawa would reduce the amount of time required for generation of the drive current, thereby improving the display image quality (see [0012]).

As to claim 5, Morosawa teaches a high state (e.g., high voltage supply, see [0087]) from the shift register and a low state from the shift register (e.g., the clock from the shift register control the data line and each potential set as low potential state, see [0097], [0326]).

As to claim 6, Komiya teaches wherein the scan pulse is supplied to the N-1th gate line (e.g., gate line 2, see Fig. 5), the control terminal of the driving TFT (e.g., TFT4) is supplied with data (e.g., data line 1) via the switching TFT and the second input terminal is supplied with a compensation voltage (e.g., VEE from the N-1th compensation voltage supply line). Komiya do not teaches a low state. Morosawa teaches low state (see [0097]). Thus combining of Komiya and Morosawa meets the claimed limitation.

As to claim 7, Komiya teaches wherein when the scan pulse is supplied to the N-1th gate line (e.g., gate line 1), the bias switch (e.g., TFT3) supplies a compensation voltage (e.g., VEE at the top) from the N-1th compensation voltage supply line to the control terminal of the driving TFT (TFT4 below from gate line 2) connected to the Nth

Art Unit: 2629

compensation voltage supply line and a compensation voltage is supplied from the Nth (e.g., VEE below form gate line) compensation voltage supply line to the second input terminal of the driving TFT (see Fig. 5). Komiya do not teaches low state and high state. Morosawa teaches low state and high state (see [0097] and [0087] respectively) containing of Komiya and Morosawa meet's the claimed limitation.

Conclusion

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Koyama (U.S. Patent No. 6,731, 273 B2) is cited to teach shift register and voltage generator.

Inquires

Any inquiry concerning this communication or earlier communications from the examiner should be directed to DANIEL TSEGAYE whose telephone number is 571 270-1715. The examiner can normally be reached on Monday-Friday, 8:005:00 EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, CHANH NGUYEN can be reached on 571 272 7772. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2629

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Daniel Tsegaye 6/20/2007

Page 7